(DSDL10) Flip Flops

Verilog Code

module flipFlop(
    input d, clk, reset, 
    output reg q
);
    always @(posedge clk) begin
        if (!reset) q = 0;
        else q = d;
    end
endmodule

Waveform

Schematic